High Speed, High Bandwidth External Cache Bus with A Center-Tapped-Termination Scheme
نویسندگان
چکیده
Abstract -This paper describes the implementation of an external L3 Cache memory bus used in ItaniumTM processor. The cache bus has been designed for adequate bandwidth required in high-end servers, and provides data to the processor at the processor core frequency. High-speed I/O circuits used to accomplish this state-of-the-art bus design are discussed in detail. The center-tapped-termination (CTT) scheme used to achieve high bus speeds is also discussed. The packaging technology and the high-speed package design techniques used to meet our performance targets are also presented. The design has been thoroughly validated and has successfully met our performance requirements.
منابع مشابه
Protocol Mapping for a Bus-Based COMA Multiprocessor
As microprocessors become faster and demand more bandwidth the already limited scalability of a shared-bus decreases even further. Cache only memory architecture (COMA) for distributed shared memory multiprocessors has a potential to effectively decrease the gap between high performance microprocessors and bus. The concept of COMA is organizing traditional main memory as a large cache. COMA all...
متن کاملWhispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud
Information security and privacy in general are major concerns that impede enterprise adaptation of shared or public cloud computing. Specifically, the concern of virtual machine (VM) physical co-residency stems from the threat that hostile tenants can leverage various forms of side channels (such as cache covert channels) to exfiltrate sensitive information of victims on the same physical syst...
متن کاملNovel Memory Bus Driver/Receiver Architecture for Higher Throughput
A high-speed memory bus interface which enables greater throughput for data reads and writes is described in this paper. Current mode CMOS logic synthesis methods are used to implement multi-valued logic (MVL) functions to create a high bandwidth bus. First, a fundamental bi-directional data bus for multiple logic levels is presented. Then a bi-directional data bus with impedance matching termi...
متن کاملCoherence and Replacement Protocol of DICE-A Bus-Based COMA Multiprocessor
As microprocessors become faster and demand more bandwidth, the already limited scalability of a shared bus decreases even further. DICE, a shared-bus multiprocessor, utilizes cache only memory architecture (COMA) to effectively decrease the speed gap between modern high-performance microprocessors and the bus. DICE tries to optimize COMA for a shared-bus medium, in particular to reduce the det...
متن کاملSYMNET: an optical interconnection network for scalable high-performance symmetric multiprocessors.
We address the primary limitation of the bandwidth to satisfy the demands for address transactions in future cache-coherent symmetric multiprocessors (SMPs). It is widely known that the bus speed and the coherence overhead limit the snoop/address bandwidth needed to broadcast address transactions to all processors. As a solution, we propose a scalable address subnetwork called symmetric multipr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000